1

2

3

5

6

7

9

10

11

12

13

14

15

16

17

18

19

1

3

TI-28937 2/19/99

## WHAT IS CLAIMED IS:

1. A method for emulation communications via a test access port and boundary-scan architecture providing serial access to a serial connection of a plurality of registers disposed in a plurality of modules, comprising the steps of:

selecting for communication one of said plurality of modules, nonselected module being nonresponsive to data on said serial connection;

supplying to the test access port for communication to the boundary-scan architecture a serial signal having a first logic state for a number of cycles greater in number than a number of bits of the serial connection of the plurality of registers;

following supply of said serial signal, supplying to the test access port for communication to the boundary-scan architecture a start bit having a second logic state opposite to said first logic state followed by a predetermined number of data bits;

at said selected module detecting said start bit and storing said predetermined number of data bits.

The method of claim 1, wherein:

said step of storing said predetermined number of data bits consists of storing said predetermined number of data bits in a program visible data register.

3. The method of claim 1, further comprising:

at said selected module, interpreting said predetermined number of data bits as an instruction and performing a function corresponding to said instruction.

TI-28937 2/19/99

4. The method of claim 1, further comprising:

at said selected module, supplying a serial signal having said first logic state to following registers in the serial connection of the plurality of registers during a first time interval and supplying to following registers in the serial connection of the plurality of registers a start bit having a second logic state opposite to said first logic state followed by said predetermined number of data bits.

Add De/

1

2

3